(4) Japanese Patent Application Laid-Open No. 59-169125 (1984) and its corresponding United Sates Patent No. 4,525,380

(B) 日本国特許庁 (JP)

①特許出願公開

⑫公開特許公報(A)

昭59—169125

©Jnt. Cl.³ H 01 L 21/26 21/324 識別記号

庁内整理番号 6851-5F 6851-5F 發公開 昭和59年(1984)9月25日

発明の数 1 審査請求 未請求

(全 6 頁)

50半導体ウエハーの加熱方法

20特

願 昭58-42203

23出

顧 昭58(1983)3月16日

⑩発 明 者

荒井徹治 横浜市緑区元石川町6409番地ウ

シオ電機株式会社内

四発 明 者 三村芳樹

横浜市緑区元石川町6409番地ウ

シオ電機株式会社内

⑪出 願 人 ウシオ電機株式会社

東京都千代田区大手町2丁目6

番1号朝日東海ビル19階

⑪代 理 人 弁理士 大井正彦

明 畑 🕯

1. 発明の名称

半導体ウェハーの加熱方法

2. 特許請求の範囲

1) 半導体ウェハーの加熱すべき頃域及び加熱を必要としない領域の少なくとも一方に農を設けることにより加熱すべき領域の表面の反射率を加騰を必要としない領域の表面の反射率よりも小さくし、その後半導体ウェハーに閃光を照射して加端することを特徴とする半導体ウェハーの加熱方法。

2)膜が酸化シリコンより成り、加熱すべき頂坡上の凝厚が0.06~0.15 μm の範囲内であることを特徴とする特許請求の範囲第1項記載の半導体ウエハーの加熱方法。

3. 発明の詳細な説明

本発明は半導体ウェハーの加索方法に関するものである。

半導体クエハー(以下単に「ウェハー」という。) は、集積回路、大規模集構回路などの半導体デバ

イスを製作する場合における趣板として用いられ る。このような半導体デバイスの製作においては、 その製作プロセス中に目的に応じて極々の加熱工 程が必要とされる。この加熱工程としては、例え **はイオン注入層の結晶欠陥を回復させるためのア** ニール工程、ウエハー中に含有せしめた不純物を 熱により拡散せしめる熱拡放工程、不純物の活性 化のための熱処理工程等があり、このうち例えば アニール工程においては、従米選気炉によりウエ ハーを加熱する方法が知られている。しかしたが ら最近幾子の腐密度化が要求され、不納物分布の 微細化が必要とされることから、アニール時化や ける不純物の熱拡散及び再分布を無視することが できなくなり、とのためアニール時間は短時間で あることが要求されるようになつたが、灌気炉で は短時間加熱が困難である。

これに対して改近レーザビーム或いに他子ビームを用いたアニール方法が開発され、この方法によれば短時間加強は可能であるが、州射ビームが単一改長であるため、照射ビームの干渉作用が箸

しくこれによりウェハー 没面に増盛が生すること、 ドームを走査する場合には走近幅の境界部分にかける不遇続性或いは不均一性の問題が生ずること 等の問題点を有し、特に大面欄のウェハーのアニ ールには不向きである。

しかしながらウェハーの加熱処理においては加熱すべき部分を加熱することが必要であつて、加熱を必要としない部分を加熱することは好ましくないが、例えばアニール工程に付する前のウェハーの表面にはイオン任入機、 酸化膜によるイオン

ハーのアニールに適用する場合の一実施例につい て説明する。

第1図は光源として用いる閃光放電灯の一例を示す脱明図であり、1、1は一対の地域、2は封体であつて、例えば寸法の一例を挙げると、アーク長しは40mx、對体2の内径 D1 は8 mx、對体2の外径 D2 は10 mcである。

第2図は、第1図に示した構成の閃光放電灯の多数を用いて構成した加熱炉の一例を示しての例にかいては、9本の閃光放電灯るが互にでで近接した平面P1及びP2内にそれぞれ5まれた配としたではからか50mm×40mmの以光面光板が開発がある。4は閃光面光板のしたが開発がありまりである。4は閃光面光板ではしたかったが開発がありまりである。4は閃光面にはりかが、5には対けるのはかけるのによりかによりかにはいて、このに一ターによりかに加熱される。

任人のためのマスク海などはりの海が形似されていて、油常部分によつて反射率が乗なり、このため順射施設を規定したとしても、後面の反射率の差異によつて各部分の到達温度が異なり、この結果必ずしも加減すべき部分が所定の温度に加熱されるとは限らず加熱を必要としたい部分が高温にさらされて損傷する場合がある等の問題がある。

以下図面によつて本発明をイオン在入後のウエ

6 は 試料台 5 に保持されたウェハーである。

本発明の一実施例においては、上述の構成の加 熱炉を用いて上述のウェハー 6 に対し次のように してウェハー 6 を加熱してフェールを行なう。

卸ち、先ず第4図に示すようにウエハー 6 の表面全体に導さ約 0.1 mm の酸化シリコンより成る護

時間昭59-169125(3)

7を設ける。この終7を形成する方法としては従 来公知の輝展製造方法を用いることができる。

次に應了を設けたクエハー 6 を第2 図に示した 加騰炉における試料台 5 のウエハー 保持部に保持 せしめ、閃光照射に先立つて試料台 5 のヒーター によりウエハー 6 を場度約 3 5 0 C程度にまで予備 的に加減する。

ウエハー 6 の過度が約350で程度となつた時点にかいて関光値光線 S によりウエハー 6 の表面全体に関光を照射してウエハー 6 を加減する。 この関光照射にかいては、ウエハー 6 の表面にかける 服射強度は 1 8.5 ジュール/m²、照射時間(関光の ½ 放高長にかけるバルス時間幅をいう)は 400 マイクロ 秒の条件とされる。

以上のような方法でウェハーもの加熱を行なうわけであるが、一般に闪光照射によるウェハーの加熱においては、闪光照射条件とウェハーの物性とによりウェハーの表面の到達温度が理論的に導き出されることが知られている。即ち平均反射率Rを有するウェハーに、閃光の小皮高長における

ベルス時間網 t (マイクロゆ)及びウエハ の表面における照射強度 E (ジュール/m²)の関連を照射すると、ベルス時間網 t が略 5 0マイクロゆ以上である場合には、 フェハーの要面の到達温度 T (2) 性近似的に下記式 (1) で扱わされる。

$$T = a \cdot (1 - H) \cdot E \cdot t^b + T_A \cdot (1)$$

との式(1)において、 a 及びりはウエハーを構成する物質の熱伝体率、 密度、 比熱等によつて定まる定数であり、 ウエハーがシリコンより成る場合には、 a は約540、 b は約-0.37である。(1-R)・Eはウエハーに吸収された単位面積当たりのエネルギーである。 TA は予備加熱した場合の予備加熱温度である。 平均反射率 R は下記式(2)によって定義されるものである。

$$R = \frac{\int I(\lambda) R(\lambda) d\lambda}{\int I(\lambda) d\lambda}$$
 (2)

この式(2)において、I(1)は改長人における囚光 強度を表わし、R(1)は改長人における反射率を表 わす。ウェハー加熱用の囚光の場合にはI(1)はほ

だ一定であり、 R(以)は、ウエハーの光学定数(船折率、消疫派散等)、 ウエハーの表面に腹がある場合にはその腹の光学定数(船折率、消疫係数等) 及び膜の厚さにより定められる。

第5図は、ウェハーがシリコンより成り、とのウェハーの表面上に段化シリコン膜を設けた場合の酸化シリコン膜の厚さと平均反射電Rとの関係を示す曲線図であり、この図から明らかなように酸化シリコン膜の厚さが約0.06~0.15μmの顧明内では平均反射電Rが比較的小さく、厚さが0.15μm 以上では厚さが変わつても平均反射電Rはあまり変動せず略0.31である。

このような理論的背景のもとにおいて、上記突 施例の方法によれば、ウェハー6の加熱すべき領 東即ちイオン住入局 61 の袋面には厚さ 0.1 μmの 酸化シリコンより成る版7が設けられている。ため、第5 図の曲線図から求められるように、加熱 すべき顔梁の安面の反射率が約0.2 6となる。一方 加熱を必要としない領域即ちマスク層 62 が酸化 られている領域においては、マスク層 62 が酸化

シリコンより成りその厚さが 0.9 xmであり、さら にこのマスク暦 62.上には厚さ0.1 дm の酸化シリ コンより成る膜1が設けられているのでとの領域 における頭化シリコンの厚さは合計 1.0 μm となり、 同じく第5図の曲線図から求められるように、加 然を必要としない領域の表面の反射率が約0.31と なる。従つて加熱すべき領域の表面の反射率が加 熱を必要としない領域の表面の反射率よりも小さ くなり、この結果前記式(1)から連解されるように 加熱すべき領域の到避温度が加熱を必要としない 傾根の到選温度よりも高くなり、加熱すべき傾収 を選択的に加熱することができると共に、加熱を 必要としない頂棋の過熱を防止することができ、 結局ウエハーの良好 なアニールを選成することが できると共にウエハーの避然による損傷を防止す ることができる。

因分に、上記実施例におけるウェハー6の提道 の到達温度を前記式(I)に違いて計算すると、 加熱 すべき領域の到達温度 T1 は、

 $T I = 540 \times (1 - 0.26) \times 185 \times 400^{-0.37} + 350 = 1155 (C)$

加熱を必要としない領域の創選組成 T2 は、

T2=540×(1-031)×18.5×400⁻⁰³⁷-050=1101 (C) と立り、良好なアニールを選成することができし、 かも加熱を必要としない領域の過為を防止するこ とができ、実際に加熱処理後において用語を必要 としない領域を調べたところ損傷はみられなかつ

一方比较テストとして成了を設けたい他は上記 実施例と同様にして加熱を行なつたところ、イオン注入層 61 は竭出しており、このイオン注入層 61 の反射率は0.43と大きく、加熱すべき領域の 到達温度 T1 は

T1=540×(1-043)×18.5×400^{-0.37}+350=970 (C) 加熱を必要としない 領域の 到遊温度 T2 は

T2=540×(1-031)×185×400⁻⁰³⁷+350=1101 (で) となり、加熱すべき領域の到達艦度 T1 が加熱を必要としない領域の到達温度 T2 よりも低くなつて及好なアニールを連成することができ なっか つた。

とれに対して、閃光面光源Sを調整して服射強

領域の没面の反射率が加熱を必要としない領域の表面の反射率よりも小さくなるので、膜7の形成にかいて展7をウェハーの特定部分に選択的に設けることが不要となるので、膜7の形成作業が低めて容易となる。そして闪光照射に先立つてウェハーを予備的に加熱しているので必要とされる闪光の照射強度を小さくすることができる。

以上本発明の一寒施例について説明したが本発明にかいては種々変更が可能である。例えば展7の材質としては、敷化シリコンの他、盆化シリコンの他、盆化シリコンののである。可ない、 PSG(PzOsを 8 多合有する SiOz より成るガラス)、 アルミニウム等を用いてもよく、 で変化を利用して反射器を変えることができる。そして展7はウェハーの加熱すべき領域とにのみひけてもよいし、加熱を必要としないは、加熱によって、 のかのかなけるようにしない。 は、 のは、 のの場合にもない。 例れの場合に といるのとのとのを設けてもよく、 何れの場合に

厳目を24 ジュージ/cm² に属くした他は上述の以較 テストと同様にして加熱を行なつたところ、加紹 すべき順次の調達温度T1 は

T 1= 5+0×(1-043)×24×400^{-0,37}+350=1155(C) 加熱を必要としない領域の到達福度 T 2 は

T2=540×(1-0.31)×24×400^{-0.37}+350=1324(C) となり、イオン征入路 61 のアニールは行なうことができたが、加減を必要としたい領域が 大幅に 過熱されて新たな結晶欠陥、クラックなどの損傷 が発生しウニハーは実用に供し得ないものとなつ

以上の実施例によれば次のような効果を併せて得ることができる。即ち、ウェハーとして、シリコンより成り加熱を必要としたい頭域上に厚さ 0.9 μmの設化シリコンより成るマスク層 62 が設けられているものを用い、膜7の材質として鍛化シリコンを選択し、その厚さを 0.0 6~0.1 5 μm の範囲内即ち 0.1 μm としているので、第5 図に、た曲線図からも場解されるように、加熱すべき

おいても誤7を設けることにより加熱すべき領域 の表面の反射率が加熱を必要としない領域の表面 の反射率よりも小さくなることが必要である。

以上本発明の一実施例をウエハーのイオン (注入) 順を アニールする 場合の一例 について 説明し たが、 本発 明方法は、ウェハー の他の加 熱処理において も適用することができる。

以上のように本発明は、半導体ウエハーの加熱
すべき領域及び加熱を必要としない領域の少なく
とも一方に腱を設けることにより加熱すべき領域
の及前率よりも小さくし、その後半導体ウェハー
の反射率よりも小さくしたを特徴とする半導
体ウエハーの加熱方法であるから、ウェハーの加熱方法であるからことができる。

4.図面の簡単な説明

第1図は閃光放電灯の一例を示す説明用断菌図、

特開報59-169125(5)

第1図

D1 D2

第2図

第2図は閃光放低灯を用いた加熱炉の一例を示す 設明用断面図、第3図パウェハーの一例を示す説 明用断面図、第4図はウェハーの表面に終を散け た状態を示す説明用新面図、第5図は液化シリコ ンの膜厚と平均反射器との條係を示す曲線図である。

1 … 電板

2 … 對体

3 … 閃光 放電灯

S … 閃光面光原

4 … ミラー

5 … 試料台

6 … ウェハー


60 … シリコン基板

61…イオン往入房


62…マスク府

7 … 膜


代理人 弁理士 大 井 正 疹




第3図



第4図



第5図



United States Patent [19]

Arai et al.

[11] Patent Number:

4,525,380

[45] Date of Patent:

Jun. 25, 1985

[54]	HEATING METHOD OF SEMICONDUCTOR WAFER	
[75]	Inventors:	Tetsuji Arai, Tachikawa; Yoshiki Mimura, Yokohama, both of Japas
[73]	Assignee:	Ushio Denki Kabushiki Kaisha, Tokyo, Japan
[21]	Appl. No.: 582,273	
[22]	Filed:	Feb. 22, 1984
[30]	Foreign Application Priority Data	
Mar. 16, 1983 [JP] Japan 58-42204		
[52]	Int. Cl.³ B05D 3/06 U.S. Cl. 427/53.1; 427/55 Field of Search 427/53.1, 55	
[56]	References Cited	
U.S. PATENT DOCUMENTS		

4,431,459 2/1984 Teng 427/53.1

Primary Examiner—John H. Newsome Attorney, Agent, or Firm—Ziems, Walter & Shannon

[57] ABSTRACT

A method for heating a semiconductor wafer which may have a first region to be heated and a second region requiring no heating thereof, which method comprises forming a film on a surface of the semiconductor wafer so as to make the reflectivity of the whole surface of the wafer uniform, and then exposing the semiconductor wafer to a flash of light to heat same. The above method permits to heat the whole surface of the wafer at a uniform temperature thereby heating a region of the wafer which is required to be heated, and, at the same time, avoiding any overheating of another region of the wafer where no heating is required. The above heating method is effective for annealing a semiconductor wafer which has large surface area.

4 Claims, 5 Drawing Figures




FIG. I




FIG. 2




FIG. 3






FIG. 4





HEATING METHOD OF SEMICONDUCTOR WAFER

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a heating method of a semiconductor wafer, and more particularly to a heating method of a semiconductor wafer which may have a first region to be heated and a second region requiring no heat thereof and overheating thereof should be avoided.

2. Description of the Prior Art

A semiconductor wafer (hereinafter may be referred to merely as "wafer" for brevity) is used as a substrate 15 for fabricating a semiconductor device such as an integrated circuit or large-scale integrated circuit. In a course of fabrication of such a semiconductor device, a variety of heating steps is required depending on what end use would be made on the semiconductor device. 20 Among such heating steps, there are for example an annealing step for healing crystal defects in an ionimplanted layer of the wafer, a thermal diffusion step for thermally diffusing dopants incorporated in the wafer, a heat treatment step for activating dopants, etc. 25 As a method for conducting, for instance, the annealing step out of the above-mentioned various heating steps, there has conventionally been known to heat a wafer in an electric resistive furnace. Reflecting the recent demand for higher densification of semiconductor de- 30 vices, it is now required to control a pattern of distribution of dopant atoms along a surface of the wafer more minutely. Thus, it is no longer permissible to ignore thermal diffusion and redistribution of dopant atoms along the surface of the wafer which take place upon 35 annealing each wafer. Owing to the above problem, it is now required to make the annealing time as short as feasible. However, it is difficult to conduct a sufficient heat treatment of a wafer in the electric resistive furnace in a short period of time during which no thermal diffu- 40 sion of dopant atoms or the like substantially takes place.

With a view toward overcoming the difficulty which electric resistive furnace have encountered, there has been developed a novel annealing method which makes 45 use of laser beam or electron beam. This novel method is certainly effective in carrying out a heat treatment in a short period of time. However, it is accompanied by such problems that damages may occur in a surface of a wafer as the radiant beam is monochromatic having 50 single wavelength and accordingly considerable interference of the radiant beam and reflected beam takes place and a problem of discontinuity or non-uniformity is developed along a boundary of each two adjacent scanning lines when a wafer is scanned by a single 55 beam. Due to such problems, the above annealing method is not suited, especially, for annealing a wafer of large surface area.

With the foregoing in view, it has currently been attempted to develop a method for heating a wafer for 60 annealing by exposing the wafer to a flash of light emitted from flash discharge lamps. Exposing to a flash of light permits to raise the temperature of the wafer to a desired level in a short period of time during which no undesirable problems takes place. In addition, a flash of 65 light, in other words, flashlight is not light of a single wavelength and is thus less susceptible of developing interference of the light, thereby successfully avoiding

development of damages in the surface of a wafer. Furthermore, flashlight is not a beam and, corollary to this, does not require to scan the wafer. Therefore, heating process by exposing to flashlight is free of the problem of discontinuity or non-uniformity which is developed along a boundary of each two adjacent scanning lines when the wafer is scanned. Thus, application of a flash of light for annealing a wafer has another merit that the wafer may be of a large surface area.

It is rather rare that a wafer to be subjected to a heat treatment has a uniform reflectivity all over the surface thereof. Generally, a variety of layers such as, for example, an ion-implanted layer, a mask layer made of an oxide film for the ion implantation and the like is formed in a surface of a wafer which is to be heated for its annealing. In a wafer, there are thus a portion which requires heat treatment and a portion which does not require such a heat treatment and should not be overheated, and the former portion (hereinafter called "the first portion") and the latter portion (hereinafter called "the second portion") are generally different in reflectivity. Due to the difference in reflectivity, the final temperature of the first portion is different from that of the second portion no matter how precisely the radiation source, namely, the radiation intensity of each flash of light is controlled. As a result, there is such a problem that the first portion may not always be heated to a desired temperature level and the second portion may, instead, be exposed to undesirable elevated temperature higher than that of the first portion and hence damaged.

SUMMARY OF THE INVENTION

With the foregoing in view, the present invention has as its object the provision of a heating method of a semiconductor wafer which method permits to achieve a uniform heating of whole surface region of a wafer and to avoid any overheating of any wafer region requiring no heating thereof.

In one aspect of this invention, there is thus provided a method for heating a semiconductor wafer, which method comprises forming a film on a surface of the semiconductor wafer so as to make the reflectivity of the whole surface of the wafer uniform, and then exposing the semiconductor wafer to a flash of light to heat same.

The above heating method permits to uniformly heat the region to be heated and the region requiring no heating thereof thereby necessarily avoiding any overheating of the latter region.

The above and other objects, features and advantages of the present invention will become apparent from the following description and the appended claims, taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIG. 1 is a schematic, axial, cross-sectional view of one example of a flash discharge lamp;

FIG. 2 is a simplified, transverse, cross-sectional view of one example of a heating apparatus which is equipped with flash discharge lamps;

FIG. 3 is a fragmentary cross-sectional view of one example of a wafer to be annealed;

FIG. 4 is a fragmentary cross-sectional view of a wafer bearing a film formed on the surface thereof; and

FIG. 5 is a curvilinear diagram showing the relationship between thickness of a film of silicon oxide and average reflectivity thereof.

DETAILED DESCRIPTION OF THE INVENTION AND PREFERRED EMBODIMENT

One example of this invention will hereinafter be described with reference to the accompanying drawings in which the heating method of this invention is applied to anneal a semiconductor wafer subsequent to 10 its ion implantation.

FIG. 1 illustrates one example of a flash discharge lamp which is used as a light source. Numerals 1, 1 indicate electrodes which are provided in pair. Designated at numeral 2 is a sealed envelope. As exemplary 15 dimensions of the flash discharge lamp, may be mentioned 40 mm, 8 mm and 10 mm respectively as the arc length L, the inner diameter D1 of sealed envelope 2 and the outer diameter D2 of the sealed envelope 2.

FIG. 2 illustrates a heating apparatus constructed by 20 arranging a number of flash discharge lamps each of which has the structure illustrated in FIG. 1. In the illustrated embodiment, nine flash discharge lamps 3 are arranged in two planes P1 and P2 which are parallel to each other and close to each other, namely, five flash 25 discharge lamps 3 and four discharge lamps 3 are arranged close to one another and in a staggered pattern, whereby forming a plane flashlight source S of about 50 mm×40 mm. Numeral 4 indicates a reflector provided surrounding the top and sides of the plane flashlight 30 where, source S. Designated at numeral 5 is a specimen stage adapted to hold a wafer 6 to be heated at a position about 10 mm underneath the plane flashlight source S. Although not illustrated in the drawing, a heater is provided in a wafer-holding part of the specimen stage 35 5 so that the wafer 6 can be preheated by the heater prior to carrying out principal heating of the wafer 6 by exposing same to a flash of light.

The wafer 6 may for example be in such a one as depicted in FIG. 3. In FIG. 3, numeral 60 indicates a 40 silicon substrate whereas numeral 62 indicates a mask layer made of silicon oxide provided for implanting ions into desired regions of the silicon substrate 60. Designated at numeral 61 are ion-implanted layers formed by ion-implantation, in which, for example, 5×10^{15} arsenic 45 ions per square centimeter are introduced at 40 KeV into the desired regions of the silicon substrate 60 uncovered with the mask layer 62. The thickness of the silicon substrate 60 is about 300-650 µm. The depth of each of crystal defect-containing portions in the ion- 50 In the case of flashlight employed for heating a wafer, implanted layers 61 is about 0.2-1.0 µm. On the other hand, the thickness of the mask layer 62 is about 0.8 µm. In the wafer 6, regions of the ion-implated layers 61 are regions to be heated and the remaining regions other than the ion-implanted layers 61 are regions requiring 55 no heating thereof.

In one embodiment of this invention, an annealing of the above-described wafer 6 is carried out by heating the wafer 6 in the following manner in the heating apparatus of the above-described structure.

Namely, a film 7 having a thickness of about 0.2 µm and made of silicon oxide is formed first of all over the entire surface of the wafer 6, as shown in FIG. 4. The film 7 may be formed by any thin-film fabrication technique which is known per se in the art.

Next, the wafer 6 bearing the film 7 formed thereon is placed on the wafer-holding part of the specimen stage 5 in the heating apparatus depicted in FIG. 2. Prior to

heating the wafer by exposing it to a flash of light, the wafer 6 is preheated to about 350° C. by means of the heater of the specimen stage 5.

When temperature of the wafer 6 has reached about 350° C, due to the heating by the heater, entire surface of the wafer 6 is exposed to a flash of light emitted from the plane flashlight source S so that the entire surface of the wafer 6 are heated. The exposure to a flash of light is carried out under such conditions that the intensity of luminance on the surface of the wafer 6 is 19.8 Joule/cm² and exposure time (defined as full pulse width at half maximum of the flash of light) is 400 microseconds.

The heating of the wafer 6 is carried out in the manner mentioned above. In a heating of a wafer by exposing it to a flash of light, it is generally known that final temperature of the surface of the wafer can be theoretically derived from conditions of exposing to a flashlight and physical properties of the wafer. Let's now suppose that a wafer is exposed to a flashlight having a full pulse width t (unit: microseconds) at half maximum and a luminance intensity E (unit: Joule/cm2) on the surface of the wafer which has an average reflectivity R. Where the full pulse width t is about 50 microseconds or longer, the final temperature T (°C.) of the surface of the wafer may be expressed approximately by the following equation (1).

$$T = a \cdot (1 - R) \cdot E \cdot t^b + T_A \tag{1}$$

a,b: constants determined by the thermal conductivity, density, specific heat, etc. of the material making up the wafer;

(1-R)-E: energy per unit area, absorbed in the wafer; and

TA: temperature reached by the preheating of the wafer (if the wafer is preheated).

When the wafer is made of silicon, a and b are respectively about 540 and about -0.37.

The average reflectivity R may be defined by the following equation (2):

$$R = \frac{\int I(\lambda)R(\lambda)d\lambda}{\int I(\lambda)d\lambda} \tag{2}$$

where,

 $I(\lambda)$: intensity of luminance at the

wavelength λ; and

 $R(\lambda)$: reflectivity of light of wavelength λ .

 $I(\lambda)$ remains substantially constant. $R(\lambda)$ is determined by the optical constants (refractive index, attenuation coefficient, etc.) of each wafer or, when a film is formed over the surface of the wafer, by the optical constants (refractive index, attenuation coefficient, etc.) and thickness of the film.

FIG. 5 is a curvilinear diagram showing the relationship between thickness of a film of silicon oxide formed on a surface of a wafer, which is made of silicon, and its average reflectivity R. As apparent from the diagram, the average reflectivity R remains relatively small while the thickness of the film of silicon oxide ranges from about 0.06 μm to about 0.15 μm. When the thickness exceeds 0.15 µm, the average reflectivity R does not vary too much but remains at about 0.31.

Taking the above-described theoretical background into consideration, some calculations will hereinafter be made. In the above-described heating method, the film

7 having a thickness of 0.2 μm and made of silicon oxide is formed on the entire surface of the wafer, then the thickness of silicon oxide film on each region to be heated, namely, each ion-implanted layer 61 of the wafer 6 is 0.2 j.m. As determined from the curvilinear 5 diagram of FIG. 5, the reflectivity of the surface of each region to be heated becomes about 0.31. On the other hand, a mask layer 62 is provided over each region which does not require any heating. The mask layer 62 is made of silicon oxide and its thickness is 0.8 μm . Since 10 the film having a thickness of 0.2 µm and made of silicon oxide is further formed over the mask layer 62, the total thickness of silicon oxide on the region is 1.0 µm. As determined in the same manner from the curvilinear diagram of FIG. 5, the reflectivity of the surface of each 15 region requiring no heating thereof also becomes about 0.31. Thus, the reflectivity of the whole surface of the wafer has become uniform. As a result, as readily understood from the above equation (1), the final temperature of the whole surface of the wafer will become uniform. 20 This means that each of the regions, which require to be heated, can be heated desirably and each of the regions, which do not require any heating thereof, are not heated at higher temperature and may be successfully avoided from overheating. Consequently, it is possible 25 to achieve desirable annealing of the wafer and, at the same time, to avoid possible damages of the wafer due to overheating thereof.

Incidentally, the final temperature T_1 of the wafer 6 in the above example is calculated in accordance with 30 the equation (I) as follow:

$$T_1 = 540 \times (1 - 0.31) \times 19.8 \times 400^{-0.37} + 350 = 1154$$
 (*C.)

Thus, desirable annealing was achieved while successfully avoiding any overheating at each region where no heating is required. Regions which did not require their heating were actually inspected after the heat treatment. No damages were observed there.

As a comparative test, heating was carried out in the same manner as in the above example except that the film 7 was not formed. The ion-implanted layers 61 were thus exposed. The reflectivity of each of the ion-implanted layers 61 was great, namely, 0.43 and the final temperature T₂ of each of the region which required their heating was thus calculated as follow:

$$T_2 \times 540 = (1 - 0.43) \times 19.8 \times 400^{-0.37} + 350 = 1014$$
 (*C.)

On the other hand, the final temperature T₃ of each of the regions where no heating was required was calculated as follow:

$$T_3 = 540 \times (1 - 0.31) \times 19.8 \times 400^{-0.37} + 350 = 1154$$
 (°C.)

Namely, the final temperature T_2 of each of the regions which required their heating was lower than the final temperature T_3 of each of the regions where no heating 60 was required, thereby failing to achieve required annealing.

Furthermore, a further heating test was carried out in the same manner as in the above comparative test except that the plane flashlight source S was adjusted to 65 increase the luminance intensity E to 24 Joule/cm². The final temperature T₂ of each of the regions which required their heating was calculated as follow:

$$T_2 = 540 \times (1 = 0.43) \times 24 \times 400^{-0.37} + 350 = 1155$$
 (°C.)

On the other hand, the final temperature T_3 of each of the regions where no heating was required was calculated as follow:

$$T_3 = 540 \times (1 - 0.31) \times 24 \times 400^{-0.37} + 350 = 1324$$

Thus, the annealing of each of the ion-implanted layers 61 was successfully achieved but the regions where no heating was required were overheated to considerable extents and developed damages such as additional crystal defects and cracks, whereby making the wafer no longer suitable for actual application.

In the above example, it is also possible to bring about such additional effects as will be mentioned below. In the example, it was employed, as a wafer, the wafer made of silicon and having the mask layer 62 made of silicon oxide, over the regions where no heating was required; as a material making up the film 7, silicon oxide was chosen; the thickness of the film 7 was controlled over 0.15 μ m, namely, at 0.2 μ m; and the film 7 was formed over the entire surface of the wafer uniformly. As readily envisaged from the curvilinear diagram given in FIG. 5, the reflectivity of the surface of cach of the regions which required their heating and reflectivity of each of the regions where no heating was required became uniform. Thus, it is able to make reflectivities of both regions uniform without forming the film 7 selectively on certain specific regions of the wafer, thereby making the formation work of the film 7 extremely easy. Besides, the wafer is preheated prior to heating same by exposing to a flash of light. This permits to lower necessary luminance intensity of the flashlight which is required to raise the temperature of the surface of the wafer to a desired level, thereby prolonging the service life of each flash discharge lamp.

One example of this invention has been described above. It should however be borne in mind that a variety of changes and modifications may be made in the present invention. For example, it may be feasible to employ, as a material making up the film 7, silicon nitride (Si₃N₄ or the like), PSG (SiO₂ glass containing 8% of P2O5), alminum or the like instead of silicon oxide. Similar to the film of silicon oxide, reflectivity of a film made of such material can be made uniform by selecting the thickness of the film. The film 7 may be formed only over regions which are required to be heated or only over regions where no heating is required. Alternatively, the film 7 may also be applied to different thick-55 nesses over regions which are required to be heated and regions where no heating is required. It is necessary to make the reflectivity of the surface of each region, which is to be heated and the reflectivity of the surface of each region where no heating is required, uniform by the provision of the film 7, no matter how the film 7 is applied.

In the above example of this invention, the ionimplanted layers of the wafer were annealed. Needless to say, the present invention may also be applied to other heat treatment of a wafer.

Having now fully described the invention, it will be apparent to one of ordinary skill in the art that many changes and modifications can be made thereto without

departing from the spirit or scope of the invention as set forth herein.

What is claimed is.

1. A method for heating a semiconductor wafer com-

forming a film on an entire surface of the semiconductor wafer so as to make the reflectivity of said entire surface of the wafer uniform,

and heating said entire surface by exposing said entire 10 surface to a flash of light at one time.

2. A method as claimed in claim 1, wherein the step of forming a film comprises forming on said surface of the ness greater than 0.15 µm.

3. A method for heating a semiconductor wafer comprising:

forming a film on an entire surface of the semiconductor wafer so as to make the reflectivity of said entire surface of the semiconductor wafer uniform;

disposing the semiconductor wafer in a heating apparatus, which comprises a phirality of flash discharge lamps arranged close to one another so as to define a plane flashlight source, in a position such that said surface of the semiconductor wafer faces the plane flashlight source; and

operating the heating apparatus to expose said entire surface of the semiconductor wafer at a time to a flash of light emitted from the plane flashlight source to heat said entire surface.

4. A method as claimed in claim 3, wherein the step of semiconductor wafer a silicon oxide film having a thick- 15 forming a film comprises forming on said surface of the semiconductor wafer a silicon oxide film having a thickness greater than 0.15 µm.

20

25

30

35

40

45

50

55

60